Sm@RT Research Team
Sm@RT Research Team
Home
People
Publications
Talks
Projects
Contact
Light
Dark
Automatic
SysML
SysML Models Verification and Validation in an Industrial Context: Challenges and Experimentation
This paper presents a solution for SysML model verification and validation, with a return of experience from its implementation in an …
PDF
Cite
×